

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| ÁPPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------------------------|--|----------------------|---------------------|------------------|
| 10/561,627 | 12/19/2005 | Andrei Terechko | NL02 1504 | 8431 |
| | 7590 07/09/200 CTRONICS NORTH A | EXAM | EXAMINER | |
| INTELLECTUAL PROPERTY & STANDARDS | | | ВАЕ, Л Н | |
| | 1109 MCKAY DRIVE, M/S-41SJ SAN JOSE, CA 95131 | | ART UNIT | PAPER NUMBER |
| | | 2115 | | |
| | | | | |
| | | | MAIL DATE | DELIVERY MODE |
| | | | 07/09/2007 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | | Application No. | Applicant(s) | | | |
|---|--|---|--|--|--|--|
| Office Action Summary | | 10/561,627 | TERECHKO ET AL. | | | |
| | | Examiner | Art Unit | | | |
| | | Ji H. Bae | 2115 | | | |
| | he MAILING DATE of this communication a | | | | | |
| Period for R | | DIVIO DET TO EVOIDE A MA | ONTH/O) OD THIDTY (00) DAYO | | | |
| WHICHE - Extension after SIX (- If NO peric - Failure to Any reply | TENED STATUTORY PERIOD FOR REF EVER IS LONGER, FROM THE MAILING s of time may be available under the provisions of 37 CFR (6) MONTHS from the mailing date of this communication. od for reply is specified above, the maximum statutory peri- reply within the set or extended period for reply will, by sta- received by the Office later than three months after the ma- stent term adjustment. See 37 CFR 1.704(b). | DATE OF THIS COMMUNIC 1.136(a). In no event, however, may a re- tiod will apply and will expire SIX (6) MON- tute, cause the application to become AB. | CATION. apply be timely filed THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133). | | | |
| Status | | | | | | |
| 1)⊠ Re | sponsive to communication(s) filed on 19 | December 2005. | | | | |
| 2a) Th | This action is FINAL . 2b)⊠ This action is non-final. | | | | | |
| • | | | | | | |
| clo | sed in accordance with the practice unde | er <i>Ex par</i> te Quayle, 1935 C.D. | . 11, 453 O.G. 213. | | | |
| Disposition | of Claims | | | | | |
| 4)⊠ Cla | aim(s) <u>1-21</u> is/are pending in the applicati | on. | | | | |
| 4a) | Of the above claim(s) is/are withd | Irawn from consideration. | | | | |
| | aim(s) is/are allowed. | | | | | |
| | aim(s) <u>1-21</u> is/are rejected. | | | | | |
| • | aim(s) is/are objected to. | | | | | |
| 8)[_] Cla | aim(s) are subject to restriction and | d/or election requirement. | | | | |
| Application | Papers | | | | | |
| 9) <u></u> Th∈ | e specification is objected to by the Exam | iner. | · | | | |
| 10)⊠ The | e drawing(s) filed on <u>19 December 2005</u> i | s/are: a)⊠ accepted or b)□ | objected to by the Examiner. | | | |
| App | plicant may not request that any objection to t | the drawing(s) be held in abeyan | ce. See 37 CFR 1.85(a). | | | |
| | placement drawing sheet(s) including the corr | | | | | |
| 11)[_] The | e oath or declaration is objected to by the | Examiner. Note the attached | l Office Action or form PTO-152. | | | |
| Priority und | er 35 U.S.C. § 119 | | | | | |
| 12) 🗌 Ack | knowledgment is made of a claim for fore | ign priority under 35 U.S.C. § | 119(a)-(d) or (f). | | | |
| a) <u></u> | All b)☐ Some * c)☐ None of: | | | | | |
| 1.[| Certified copies of the priority docume | ents have been received. | | | | |
| 2.[| | · · · · · · · · · · · · · · · · · · · | · · · · · · · · · · · · · · · · · · · | | | |
| 3.[| | | received in this National Stage | | | |
| * Coo | application from the International Burd | • | wa na i wa d | | | |
| 366 | the attached detailed Office action for a l | ist of the certified copies not | received. | | | |
| Attachment(s) | | | | | | |
| | References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO-948) | | Summary (PTO-413) s)/Mail Date | | | |
| 3) M Information | on Disclosure Statement(s) (PTO/SB/08) o(s)/Mail Date 12-19-2005. | | nformal Patent Application | | | |

DETAILED ACTION

Information Disclosure Statement

The information disclosure statement filed on 19 December 2005 fails to comply with 37 CFR 1.98(a)(3) because it does not include a concise explanation of the relevance, as it is presently understood by the individual designated in 37 CFR 1.56(c) most knowledgeable about the content of the information, of each patent listed that is not in the English language.

Specifically, applicant has submitted Japanese patent publication JP 63178620, but has not provided an English translation nor an explanation of its relevance. It has been placed in the application file, but the information referred to therein has not been considered.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 9-11 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 9 recites the limitation "the status register" in line 2. There is insufficient antecedent basis for this limitation in the claim. There is no prior recitation of a status register in the claim or its parents. Claims 10 and 11 are rejected on the same grounds.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claim 14 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claim 14 recites program product comprised of a hardware definition program and a signal bearing medium that bears the hardware definition program, wherein the signal bearing medium comprises a transmission medium. Transmission media include digital and analog communication links as described by the applicant [specification pp. 10, lines 10-14], and as such are understood to include propagated signals. Propagated signals do not fall within any of the statutory categories for invention, nor do they represent a judicial exception with either a physical transformation or a useful, concrete, and tangible result. Therefore, the claimed subject matter is deemed to be non-statutory.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-7, 12, 13, and 15-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Garg et al., U.S. Patent No. 5,493,687, in view of Boice et al., U.S. Patent No. 6,301,671 B1.

Regarding claim 1, Garg teaches a circuit arrangement comprising:

a register file partitioned into a plurality of banks [Fig. 1, register file 12, register bank 0..n], each bank including at least one register [Fig. 3, integer reg. set A], at least one clock input [CLK0], address input [Fig. 1, IEU mode integer switch lines 36 and 38 are used to access

Art Unit: 2115

the register via offset addressing, col. 6, lines 1-8, 45-60], and data input [Fig. 3, write ports WA0, WA1]. Garg does not teach enable logic for gating off the clock, address, and data inputs.

Boice teaches a circuit comprising an on-chip memory array that receives clock, data, and address signals. The circuit of Boice prevents the clock, address, and data inputs of the on-chip memory array from transitioning when data is not read from or written to the array [Fig. 7a, 7b, 8 col. 10, lines 17-27, 35-67].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Garg and Boice by modifying Garg to prevent the clock, address, and data inputs of the register bank from transitioning when data is not read from or written to the register bank, as taught by Boice. Both Boice and Garg disclose circuits that store data values that also receive a clock, address, and data input signals. Boice teaches that in such circuits, power is often needlessly dissipated when input signals are transitioning even though data is not being read or written [col. 1, lines 26-40]. Boice additionally teaches that it would be desirable to prevent spurious power dissipation by preventing input signal transitions when they are not needed [col. 10, lines 25-27, 35-42]. The teachings of Boice would improve the circuit of Garg by preventing the input signal transitions when they are not needed, and thus decreasing power consumption. Therefore, one of ordinary skill in the art would have been motivated by Boice's disclosure to modify the circuit of Garg in light of Boice's teaching.

Regarding claim 2, official notice is taken that it would have been obvious to one of ordinary skill in the art to implement the register file using a CMOS latch or flip-flop, as those are standard components used in the implementation of registers.

Regarding claim 3, Boice teaches a plurality of enable circuits coupled to the array, each circuit configured to gate off each clock, address, and data input for the array in response to an enable signal [Fig. 7a, enable, Fig. 8, quiesce].

Application/Control Number: 10/561,627

Art Unit: 2115

Regarding claim 4, Boice teaches a plurality of gates that are used to gate the clock, address, and data signals [Fig. 7a, Fig. 8] responsive to an enable signal. Additionally, it is noted by the examiner that logic gates are inherently comprised of transistors.

Regarding claim 5, Garg teaches output select logic coupled to the register bank [Fig. 3a, multiplexers coupled to the read outputs of register bank in Fig. 3].

Regarding claim 6, Boice teaches that the enable logic dynamically determines when the array is unused and generates an enable signal accordingly [col. 10, lines 19-22].

Regarding claim 7, Boice teaches that the enable logic comprises an address decoder that generates the enable signals based on an updates address [col. 10, lines 46-50].

Regarding claims 12 and 13, Garg teaches that the circuit is a processor disposed on an IC [Fig. 1, RISC processor].

Regarding claims 15-19, the combination of Garg/Boice teaches the circuit of claims 1-7, and also the method implemented by the claimed circuit. Additionally, the examiner notes that Boice discloses a plurality of functional blocks each with its own memory array [col. 10, lines 11-14], wherein the array for an individual functional block is selectively enabled or disabled [col. 10, lines 19-22, col. 11, lines 1-6]. This is an analogous arrangement to Garg, wherein Garg teaches a plurality of register banks to which the teachings of Boice would be applied in the manner similar to that of the plurality of functional blocks in Boice.

Claims 8-10, 20, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Garg/Boice as applied to claims 1-7, 12, 13, and 15-19 above, and further in view of Gupta et al., U.S. Patent No. 5,996,083.

Regarding claim 8, Garg/Boice teaches the circuit arrangement of claim 1, but does not teach stored power mode state information that is used to generate the enable signal.

Art Unit: 2115

Gupta teaches a system comprised of a plurality of functional blocks, wherein the power consumption of an individual functional block is selectively controlled based on a power control register field that stores a value for that particular functional block [Fig. 2, col. 3, lines 40-51, col. 5, lines 60-67].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Garg/Boice with Gupta by implementing the power control register and associated prediction logic of Gupta in the system of Garg/Boice. Garg/Boice and Gupta are directed towards systems wherein functional blocks may be selectively enabled or disabled in order to reduce power consumption. In particular, Boice teaches that an enable signal is generated for a particular memory array based on a determination of whether that array is needed or not [col. 10, lines 19-27, 35-50]. However, Gupta teaches that it would be desirable to look further ahead into the execution of a processor in order to give advance warning of whether or not a given functional block will be needed [col. 3, lines 1-12, 44-51]. The teachings of Gupta would have improve the system of Garg/Boice by providing the ability to predict when a given functional block would be needed. Therefore, one of ordinary skill in the art would have been motivated by Gupta's teachings to further modify the circuit arrangement of Garg/Boice in the manner suggested by Gupta.

Regarding claim 9, Gupta teaches that the power mode state information is stored in the power control register, and is updated by a power control instruction resident in program code executed by the processor [updated by software, col. 5, lines 63-64].

Regarding claim 10, Gupta teaches that the power control register is a power modes register [col. 9, lines 37-39, power control register indicates power modes].

Regarding claims 20 and 21, the combination of Garg/Boice/Gupta teaches the arrangement of claims 8-10, and also the method implemented by the claimed circuit.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Sugimoto, U.S. Patent No. 6,704,858 B1;

Joshi, U.S. Patent No. 6,564,331 B1;

Radivojevic et al., U.S. Patent No. 6,345,354 B1;

Theis, U.S. Patent No. 6,718,429 B1;

Tiwari et al., U.S. Patent No. 6,609,209 B1;

Sproch et al., U.S. Patent No. 6,247,124 B1;

Jacobson et al., U.S. Patent No. 7,206,925;

Kumar et al., U.S. Patent No. 5,513,363;

Remedi, U.S. Patent No. 4,758,945;

Schulz, U.S. Patent No. 6,636,074 B2.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ji H. Bae whose telephone number is 571-272-7181. The examiner can normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/561,627

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ji H. Bae Patent Examiner Art Unit 2115 ji.bae@uspto.gov 571-272-7181

SUPERVISORY PATENT EXAMINE,
TECHNOLOGY CENTER 2100

Page 8